Besides the .asc files containing the circuit to simulate, LTSpice XVII genates .log, .raw and .op.raw files during simulation. Usually, you don’t want to commit those files.
This is the .gitignore file I use to manage my LTSpice XVII projects:
*.log *.raw *.net *.fft