What bit error rate to expect for static SRAM?
According to SN 29500-2 you should expect a bit error rate of up to 1000 FITs per Megabit and if required, correct for it by using error correction codes (ECC) or by reloading the application on checksum error.
Check out similar posts by category:
Functional Safety, Electronics, Components
If this post helped you, please consider buying me a coffee or donating via PayPal to support research & publishing of new posts on TechOverflow